Tiny Core Extensions > TCE Tips & Tricks

!!! in multi-core architecture; big architectural mistake !!!

(1/1)

xor:
in multi-core architecture; big architectural mistake  :o  ???  :P
According to what artificial intelligence says;
The inactive core inactivates the L1 memory physically allocated to it.
According to artificial intelligence, it seems possible to activate this with a code.

When I asked what the possible performance difference was
A variable increase is possible depending on how many times the memory grows!

In 2-core memory; Possibility of 2x performance increase
In 4-core memory; Possibility of 4x performance increase
In 8-core memory; Possibility of 8x performance increase

What is the truth of this thesis!?

Navigation

[0] Message Index