WelcomeWelcome | FAQFAQ | DownloadsDownloads | WikiWiki
« previous next »
Pages: [1]   Go Down

Author Topic: RiscV  (Read 4874 times)

Offline limacon

  • Newbie
  • *
  • Posts: 2
RiscV
« on: September 11, 2017, 10:31:39 AM »
Hey all.

I've been working on a custom RiscV Soc based on VexRisc - written in SpinalHDL (on top of scala).

https://github.com/SpinalHDL/VexRiscv

Learn more about SpinalHDL here
https://www.youtube.com/watch?v=dRhmH2eW7w4

Long term goal is to boot Tiny Core. :-)
Logged

Offline limacon

  • Newbie
  • *
  • Posts: 2
Re: RiscV
« Reply #1 on: September 11, 2017, 10:32:21 AM »
Another RiscV SoC is the LowRisc project
http://www.lowrisc.org/
Logged
Pages: [1]   Go Up
« previous next »