WelcomeWelcome | FAQFAQ | DownloadsDownloads | WikiWiki

Author Topic: RiscV  (Read 258 times)

Offline limacon

  • WikiUser
  • *
  • Posts: 2
RiscV
« on: September 11, 2017, 06:31:39 AM »
Hey all.

I've been working on a custom RiscV Soc based on VexRisc - written in SpinalHDL (on top of scala).

newbielink:https://github.com/SpinalHDL/VexRiscv [nonactive]

Learn more about SpinalHDL here
newbielink:https://www.youtube.com/watch?v=dRhmH2eW7w4 [nonactive]

Long term goal is to boot Tiny Core. :-)

Offline limacon

  • WikiUser
  • *
  • Posts: 2
Re: RiscV
« Reply #1 on: September 11, 2017, 06:32:21 AM »
Another RiscV SoC is the LowRisc project
newbielink:http://www.lowrisc.org/ [nonactive]